⛵ Un Chip Libre - #caravel #efabless #openroad
1:00
YouTubeposoco2000
⛵ Un Chip Libre - #caravel #efabless #openroad
Hoy les quiero mostrar un chip en donde han trabajado ingenieros mexicanos del Centro de Investigación y de Estudios Avanzados (Cinvestav) unidad Guadalajara. Forma parte del proyecto de hardware libre OpenRoad.
35.9K viewsJul 5, 2023
KLayout Tutorial
Intentando ganarle a klayout #posgrado #diseño
1:12
Intentando ganarle a klayout #posgrado #diseño
YouTubeAnaid Figueroa
677 views1 week ago
How to Flip Horizontal & Vertical an Object in Canva | Easy Design Tutorial 🎨✨
0:37
How to Flip Horizontal & Vertical an Object in Canva | Easy Design Tutorial 🎨✨
YouTubeExistent Graphics
1.5K views7 months ago
VLSI TOOLS 🔥⚡💯#viralvideo #trendingshorts #subscribeplease #viral #trending
0:11
VLSI TOOLS 🔥⚡💯#viralvideo #trendingshorts #subscribeplease #viral #trending
YouTubeTECH VIBE(ECE)
200 views1 month ago
Top videos
Klay is such a vibe
0:12
Klay is such a vibe
YouTubeheavy
6.8K viewsJul 12, 2022
Remove ROW/COLUMN LABELS in pivot table
0:14
Remove ROW/COLUMN LABELS in pivot table
YouTubeAutomation and Answers
329.6K viewsJul 19, 2023
Create Simple Keylogger Using Python & keyboard Module
1:00
Create Simple Keylogger Using Python & keyboard Module
YouTubeFlinCode
64.9K viewsJun 21, 2022
KLayout Basics
캐드 도면 출력 반복? 한 번에 해결하는 꿀팁 공개! #캐디안 #CADian
0:56
캐드 도면 출력 반복? 한 번에 해결하는 꿀팁 공개! #캐디안 #CADian
YouTube캐디안CADian
1.2K viewsSep 13, 2024
Rendered Layout of the Intel 4004 CPU
0:59
Rendered Layout of the Intel 4004 CPU
YouTubeOnripresence
915 viewsDec 1, 2024
Himanshi Sonava on Instagram: "Follow @electronicscamp for more . . Vivado/Eda playground: RTL codes in verilog or system verilog. Yosis : synthesis Xscheme or LTSpice to design schematics, ngspice : generate the spice netlist OpenRoad : PNR from Floor planning, placement , CTS and Route KLayout : DRCs Netgen: LVS OpenTime : STA analysis."
0:38
Himanshi Sonava on Instagram: "Follow @electronicscamp for more . . Vivado/Eda playground: RTL codes in verilog or system verilog. Yosis : synthesis Xscheme or LTSpice to design schematics, ngspice : generate the spice netlist OpenRoad : PNR from Floor planning, placement , CTS and Route KLayout : DRCs Netgen: LVS OpenTime : STA analysis."
Instagramelectronicscamp
40.1K views7 months ago
Klay is such a vibe
0:12
Klay is such a vibe
6.8K viewsJul 12, 2022
YouTubeheavy
Remove ROW/COLUMN LABELS in pivot table
0:14
Remove ROW/COLUMN LABELS in pivot table
329.6K viewsJul 19, 2023
YouTubeAutomation and Answers
Create Simple Keylogger Using Python & keyboard Module
1:00
Create Simple Keylogger Using Python & keyboard Module
64.9K viewsJun 21, 2022
YouTubeFlinCode
How to Flip Horizontal & Vertical an Object in Canva | Easy Design Tutorial 🎨✨
0:37
How to Flip Horizontal & Vertical an Object in Canva | Easy Design Tutorial 🎨✨
1.5K views7 months ago
YouTubeExistent Graphics
VLSI TOOLS 🔥⚡💯#viralvideo #trendingshorts #subscribeplease #viral #trending
0:11
VLSI TOOLS 🔥⚡💯#viralvideo #trendingshorts #subscribeplease #viral #trending
200 views1 month ago
YouTubeTECH VIBE(ECE)
캐드 도면 출력 반복? 한 번에 해결하는 꿀팁 공개! #캐디안 #CADian
0:56
캐드 도면 출력 반복? 한 번에 해결하는 꿀팁 공개! #캐디안 #CADian
1.2K viewsSep 13, 2024
YouTube캐디안CADian
Rendered Layout of the Intel 4004 CPU
0:59
Rendered Layout of the Intel 4004 CPU
915 viewsDec 1, 2024
YouTubeOnripresence
0:38
Himanshi Sonava on Instagram: "Follow @electronicscamp for more . . Vivado/Eda playground: RTL codes in verilog or system verilog. Yosis : synthesis Xscheme or LTSpice to design schematics, ngspice : generate the spice netlist OpenRoad : PNR from Floor planning, placement , CTS and Route KLayout : DRCs Netgen: LVS OpenTime : STA analysis."
40.1K views7 months ago
Instagramelectronicscamp
0:38
Circle Drawing Tutorial for Beginners
96.1K viewsSep 8, 2024
TikToksketcharts7
See more